## Am7949

## Subscriber Line Interface Circuit

## DISTINCTIVE CHARACTERISTICS

■ Ideal for Fiber-In-The-Loop (FITL) applications
■ Low standby power

- $\mathbf{- 2 1} \mathrm{V}$ to -58 V battery operation
- On-chip battery switching and feed selection
- On-hook transmission
- Two-wire impedance set by single external impedance

Programmable constant-current feed

- Current gain = 200
- Programmable loop-detect threshold
- Ground-key detector
- Tip Open state for ground-start lines
- Polarity reversal option
- On-chip ring relay driver and relay snubber circuit


## BLOCK DIAGRAM



## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.


| Valid Combinations |  |  |
| :---: | :---: | :---: |
| Am7949 | -1 | JC |
|  | -2 | PC |
|  | -3 | DC |

## Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

## Note:

${ }^{*}$ Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

## CONNECTION DIAGRAMS

## Top View



28-Pin Plastic or Ceramic DIP


## Notes:

1. Pin 1 is marked for orientation.
2. TP is a thermal conduction pin tied to substrate.
3. $N C=$ No Connect

PIN DESCRIPTIONS

| Pin Names | Type | Description |
| :---: | :---: | :---: |
| AGND/DGND | Gnd | Analog and Digital ground. |
| AS | Input | Anti-saturation state select. Logic Low enables battery independent feed. Logic High enables battery tracking anti-sat. TTL compatible. |
| A(TIP) | Output | Output of A(TIP) power amplifier. |
| B2EN | Input | VBAT2 Enable. Logic Low enables low power operation from VBAT2. Logic High enables operation from VBAT1. TTL compatible. |
| BGND | Gnd | Battery (power) ground. |
| B(RING) | Output | Output of B (RING) power amplifier. |
| BSW | Battery Switch | Collector of battery switch. |
| C3-C1 | Inputs | Decoder. SLIC control pins. C3 is MSB and C1 is LSB. TTL compatible. |
| CAS | Capacitor | Anti-saturation capacitor; Pin for capacitor to filter reference voltage when operating in anti-saturation region. |
| DA | Input | Ring-Trip Negative; Negative input to ring-trip comparator. |
| DB | Input | Ring-Trip Positive; Positive input to ring-trip comparator. |
| DET | Output | Switchhook Detector; A logic Low indicates that selected condition is detected. The detect condition is selected by the logic inputs (C3-C1, E1). The output is open-collector with a built-in $15 \mathrm{k} \Omega$ pull-up resistor. |
| E1 | Input | Ground-key enable. A logic High selects the off-hook detector. A logic Low selects the ground key. TTL compatible. |
| HPA | Capacitor | High-pass filter capacitor; A(TIP) side of high-pass filter capacitor. |
| HPB | Capacitor | High-pass filter capacitor; B(RING) side of high-pass filter capacitor. |
| NC | - | Pin not internally connected. |
| RD | Resistor | Detect resistor; Detector threshold set and filter pin. |
| RDC | Resistor | DC feed resistor. Connection point for the DC feed current programming network, which also connects to the receiver summing node (RSN). The sign of $\mathrm{V}_{\mathrm{RDC}}$ is negative for normal polarity and positive for reverse polarity. |
| RINGOUT | Output | Ring relay driver; open-collector driver, emitter internally connected to BGND. |
| RSN | Input | Receive summing node; The metallic current (both AC and DC ) between $\mathrm{A}(\mathrm{TIP})$ and $B(R I N G)=200$ times the current into this pin. The networks that program receive gain, two-wire impedance, and feed resistance all connect to this node, |
| TESTIN | Input | Test relay driver input. |
| TESTOUT | Output | Open collector driver with emitter internally connected to AGND. |
| TP | Thermal | Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation |
| VBAT1 | Battery | Battery supply and connection to substrate. |
| VBAT2 | Battery | Power supply to output amplifiers. Connect externally to BSW. Connect to off-hook battery through a diode. |
| VCC | Power | +5 V power supply. |
| VEE | Power | -5 V power supply. |
| VTX | Output | Transmit Audio; Unity gain version of the $\mathrm{A}(\mathrm{TIP})$ and $\mathrm{B}($ RING $)$ metallic voltage. VTX also sources the two-wire input impedance programming network. |

ABSOLUTE MAXIMUM RATINGS
Storage temperature ..... $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$V_{C C}$ with respect to AGND/DGND ..... -0.4 V to +7.0 V
$V_{E E}$ with respect to AGND/DGND +0.4 V to -7.0 V
$\mathrm{V}_{\text {BAT2 }}$ with respect to $\mathrm{V}_{\mathrm{BAT} 1} \ldots \ldots . . . \mathrm{V}_{\mathrm{BAT} 1}$ to GND
$\mathrm{V}_{\mathrm{BAT} 1}$ with respect to AGND/DGND:
Continuous ..... +0.4 V to -70 V
10 ms ..... +0.4 V to -75 V
BGND with respect to AGND/DGND ..... +3 V to -3 V
$\mathrm{A}(\mathrm{TIP})$ or $\mathrm{B}($ RING $)$ to BGND:
Continuous ..... -70 V to +1 V
$10 \mathrm{~ms}(\mathrm{f}=0.1 \mathrm{~Hz}$ ) ..... -70 V to +5 V
$1 \mu \mathrm{~s}(\mathrm{f}=0.1 \mathrm{~Hz})$ ..... -80 V to +8 V
$250 \mathrm{~ns}(\mathrm{f}=0.1 \mathrm{~Hz}$ ) ..... -90 V to +12 V
Current from A(TIP) or B(RING) ..... $\pm 150 \mathrm{~mA}$
RINGOUT current ..... 50 mA
RINGOUT voltage BGND to +7 V
RINGOUT transient ..... BGND to +10 V
DA and DB inputs
Voltage on ring-trip inputs ..... $V_{B A T}$ to 0 V
Current into ring-trip inputs ..... $\pm 10 \mathrm{~mA}$
C3-C1, E1, AS, B2EN
Input voltage ..... -0.4 V to $\mathrm{V}_{\mathrm{CC}}+0.4 \mathrm{~V}$
Maximum power dissipation, continuous,
$\mathrm{T}_{\mathrm{A}}=85^{\circ} \mathrm{C}$, No heat sink (See note):
In 32-pin PLCC package. ..... 1.4 W
In 28-pin ceramic DIP package. ..... 2.07 W
In 28-pin plastic DIP package ..... 1.13W
Thermal Data. ..... $\theta_{\mathrm{JA}}$
In 32-pin PLCC package. ..... $43^{\circ} \mathrm{C} / \mathrm{W}$ typ
In 28-pin ceramic DIP package ..... $30^{\circ} \mathrm{C} / \mathrm{W}$ typ
In 28-pin plastic DIP package. ..... $53^{\circ} \mathrm{C} / \mathrm{W}$ typ
Note: Thermal limiting circuitry on chip will shut down thecircuit at a junction temperature of about $165^{\circ} \mathrm{C}$. The deviceshould never be exposed to this temperature. Operationabove $145^{\circ} \mathrm{C}$ junction temperature may degrade devicereliability. See the SLIC Packaging Considerations for moreinformation.
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

## OPERATING RANGES

## Commercial (C) Devices

Ambient temperature ..... $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}^{*}$
$V_{C C}$ ..... 4.75 V to 5.25 V
$V_{E E}$ ..... -4.75 V to -5.25 V
$V_{\text {BAT1 }}$ ..... -40.5 V to -58 V
$V_{\text {BAT2 }}$ ..... -21 V to $\mathrm{V}_{\mathrm{BAT} 1}$
AGND/DGND ..... 0 V
BGND with respect to AGND/DGND. -100 mV to +100 mV
Load resistance on VTX to ground ..... $10 \mathrm{k} \Omega \mathrm{min}$Operating Ranges define those limits between which devicefunctionality is guaranteed.

* Functionality of the device from $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ is guaranteed by production testing. Performance from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ is guaranteed by characterization and periodic sampling of production units.

FINAL

## ELECTRICAL CHARACTERISTICS

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmission Performance |  |  |  |  |  |  |
| 2-wire return loss | 200 Hz to 3.4 kHz (Test Circuit D) | 26 |  |  | dB | 1, 4, 7 |
| $\mathrm{Z}_{\mathrm{VTX}}$, Analog output impedance |  |  | 3 | 20 | $\Omega$ | 4 |
| $\mathrm{V}_{\text {VTX }}$, Analog output offset voltage | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & -35 \\ & -40 \end{aligned}$ |  | $\begin{aligned} & +35 \\ & +40 \end{aligned}$ | mV | 4 |
| $\mathrm{Z}_{\text {RSN }}$, Analog input impedance |  |  | 1 | 20 | $\Omega$ | 4 |
| Overload level, 2-wire and 4-wire | Active state | 2.5 |  |  | Vpk | 2a |
| Overload level | On-hook, $\mathrm{R}_{\mathrm{L}}=600 \Omega$ | 0.88 |  |  | Vrms | 2 b |
| THD (Total Harmonic Distortion) | $+3 \mathrm{dBm}, \mathrm{BAT} 2=-24 \mathrm{~V}$ |  | -64 | -50 |  |  |
| THD, on-hook | $\begin{aligned} & 0 \mathrm{dBm}, \mathrm{R}_{\mathrm{L}}=600 \Omega, \\ & \text { BAT1 }=-57.5 \mathrm{~V} \end{aligned}$ |  |  | -35.5 | dB | 5 |
| Longitudinal Performance (See Test Circuit D) |  |  |  |  |  |  |
| Longitudinal to metallic L-T, L-4 | 200 Hz to 1 kHz  $-1,-3^{*}$ <br> normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-2,-4$ <br> normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-2,-4$ <br> reverse polarity  $-2,-4$ | $\begin{aligned} & 52 \\ & 63 \\ & 58 \\ & 54 \end{aligned}$ |  |  | dB | - |
|  | 1 kHz to 3.4 kHz  $-1,-3^{*}$ <br> normal polarity $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ $-2,-4$ <br> normal polarity $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ $-2,-4$ <br> reverse polarity  $-2,-4$ | $\begin{aligned} & 52 \\ & 58 \\ & 54 \\ & 54 \end{aligned}$ |  |  |  | - |
| Longitudinal signal generation 4-L | 200 Hz to 800 Hz normal polarity | 42 |  |  |  |  |
| Longitudinal current per pin (A or B) | Active or OHT state | 12 | 18 |  | mArms |  |
| Longitudinal impedance at A or B | 0 to 100 Hz |  |  | 35 | $\Omega /$ pin |  |
| Idle Channel Noise |  |  |  |  |  |  |
| C-message weighted noise | $\begin{array}{lr} \mathrm{R}_{\mathrm{L}}=300 \Omega \mathrm{DC} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{R}_{\mathrm{L}}=300 \Omega \mathrm{DC} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |  | +7 | $\begin{aligned} & +10 \\ & +12 \end{aligned}$ | dBrnC | 4 |
| Psophometric weighted noise | $\begin{array}{lr} \mathrm{R}_{\mathrm{L}}=300 \Omega \mathrm{DC} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ \mathrm{R}_{\mathrm{L}}=300 \Omega \mathrm{DC} & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{array}$ |  | -83 | $\begin{aligned} & -80 \\ & -78 \end{aligned}$ | dBmp | 4 |
| Insertion Loss and Balance Return Signal (2- to 4-Wire, 4- to 2-Wire, and 4- to 4-Wire, See Test Circuits A and B) |  |  |  |  |  |  |
| Gain accuracy over temperature | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$  | $\begin{aligned} & -0.15 \\ & -0.20 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & +0.15 \\ & +0.20 \end{aligned}$ | dB | 4 |
| Gain accuracy over frequency | 300 to 3400 Hz $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ <br> relative to 1 kHz $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & -0.10 \\ & -0.15 \end{aligned}$ |  | $\begin{aligned} & +0.10 \\ & +0.15 \end{aligned}$ |  | 4 |
| Gain tracking | +3 dBm to $-55 \mathrm{dBm} \quad 0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ relative to $0 \mathrm{dBm} \quad-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $\begin{aligned} & -0.10 \\ & -0.15 \end{aligned}$ |  | $\begin{aligned} & +0.10 \\ & +0.15 \end{aligned}$ |  | 4 |
| Gain accuracy, OHT state |  | -0.5 |  | +0.5 |  | 4 |
| Group delay | $0 \mathrm{dBm}, 1 \mathrm{kHz}$ |  |  | 3 | $\mu \mathrm{S}$ | 1, 4, 7 |

## Note:

*P.G. = Performance Grade

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line Characteristics |  |  |  |  |  |  |
| IL, Loop current accuracy | $\mathrm{I}_{\mathrm{L}}$ in constant-current region | $0.915 \mathrm{I}_{\mathrm{L}}$ | IL | $1.085 \mathrm{I}_{\mathrm{L}}$ | mA |  |
| $\mathrm{I}_{\mathrm{L}}$, Long loops, Active or OHT state | $\mathrm{R}_{\text {LDC }}=600 \Omega$ | 20 | 21.7 |  |  |  |
| IL, Accuracy, Standby state | $\mathrm{I}_{\mathrm{L}}=\frac{\left\|\mathrm{V}_{\mathrm{BAT}}\right\|-3 \mathrm{~V}}{\mathrm{R}_{\mathrm{L}}+1800} \quad \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | $0.7 \mathrm{I}_{\mathrm{L}}$ | IL | $1.3 \mathrm{I}_{\mathrm{L}}$ |  |  |
|  | $\mathrm{R}_{\mathrm{L}}=600 \Omega$ | 15 | 17.4 |  |  |  |
| ILLIM | Active, A and B to GND OHT, $A$ and $B$ to GND |  | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | 80 |  | 4 |
| $\mathrm{I}_{\mathrm{L}}$, Loop current, Open Circuit state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{A}}$, pin A leakage, Tip Open state | $\mathrm{R}_{\mathrm{L}}=0$ |  |  | 100 |  |  |
| $\mathrm{I}_{\mathrm{B}}$, pin B current, Tip Open state | B to GND <br> B to $\mathrm{V}_{\mathrm{BAT} 1}+6 \mathrm{~V}$ |  | $\begin{aligned} & 30 \\ & 30 \end{aligned}$ |  | mA |  |
| $\mathrm{V}_{\mathrm{A}}$, Active, ground-start signaling | A to $-48 \mathrm{~V}=7 \mathrm{k} \Omega$, <br> B to $\mathrm{GND}=100 \Omega$ | -7.5 | -5 |  |  | 4 |
| $\mathrm{V}_{\mathrm{AB}}$, Open Circuit voltage | $\mathrm{V}_{\text {BAT } 1}=-51.6 \mathrm{~V}$ | 42.8 |  |  | V |  |
| Power Supply Rejection Ratio (V $\mathrm{V}_{\text {RIPPLE }}=100 \mathrm{mVrms}$ ), Active Normal State |  |  |  |  |  |  |
| $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CC}} \\ \mathrm{~V}_{\mathrm{EE}} \\ \mathrm{~V}_{\mathrm{BAT}} \\ \hline \end{array}$ | 50 Hz to 3400 Hz 50 Hz to 3400 Hz 50 Hz to 3400 Hz | $\begin{aligned} & 33 \\ & 29 \\ & 30 \end{aligned}$ | $\begin{aligned} & 40 \\ & 35 \\ & 50 \end{aligned}$ |  | dB | 5 |
| Effective internal resistance | CAS pin to GND | 85 | 170 | 255 | k $\Omega$ | 4 |
| Power Dissipation |  |  |  |  |  |  |
| On-hook, Open Circuit state | AS \& B2EN = logic high |  | 35 | 70 | mW |  |
| On-hook, Standby state | AS \& B2EN = logic high |  | 45 | 85 |  |  |
| On-hook, OHT state | AS \& B2EN = logic high |  | 120 | 220 |  |  |
| On-hook, Active state | AS \& B2EN = logic high |  | 160 | 230 |  |  |
| Off-hook, Standby state | AS \& B2EN = logic low, $\mathrm{R}_{\mathrm{L}}=600 \Omega$ |  | 860 | 1100 |  |  |
| Off-hook, OHT state | $\begin{aligned} & \text { AS \& B2EN = logic low, } \\ & \mathrm{R}_{\mathrm{L}}=300 \Omega \end{aligned}$ |  | 500 | 700 |  |  |
| Off-hook, Active state | AS \& B2EN = logic low, $R_{L}=300 \Omega$ |  | 500 | 700 |  |  |
| Supply Currents, Battery = -58 V |  |  |  |  |  |  |
| $\mathrm{I}_{\text {CC }}$, On-hook $\mathrm{V}_{\text {CC }}$ supply current | Open Circuit state <br> OHT state <br> Standby state <br> Active state, BAT1 $=-50 \mathrm{~V}$ |  | $\begin{aligned} & 2.0 \\ & 5.3 \\ & 2.3 \\ & 5.5 \end{aligned}$ | $\begin{aligned} & 3.0 \\ & 7.5 \\ & 3.5 \\ & 8.0 \end{aligned}$ | mA |  |
| $\mathrm{I}_{\mathrm{EE}}$, On-hook $\mathrm{V}_{\text {EE }}$ supply current | Open Circuit state <br> OHT state <br> Standby state <br> Active state, BAT1 $=-50 \mathrm{~V}$ |  | $\begin{gathered} 0.82 \\ 2.0 \\ 1.1 \\ 2.0 \end{gathered}$ | $\begin{aligned} & 2.0 \\ & 3.5 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  |  |
| $\mathrm{I}_{\text {BAT }}$, On-hook $\mathrm{V}_{\text {BAT }}$ supply current | Open Circuit state <br> OHT state <br> Standby state <br> Active state, BAT1 $=-50 \mathrm{~V}$ |  | $\begin{gathered} \hline 0.45 \\ 2.2 \\ 0.8 \\ 2.8 \end{gathered}$ | $\begin{aligned} & 1.0 \\ & 4.0 \\ & 2.0 \\ & 4.0 \end{aligned}$ |  |  |

FINAL

## ELECTRICAL CHARACTERISTICS (continued)

| Description | Test Conditions (See Note 1) | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RFI Rejection |  |  |  |  |  |  |
| RFI rejection | $\begin{array}{\|l\|l} \hline 100 \mathrm{kHz} \text { to } 30 \mathrm{MHz} \\ \text { (See Figure E) } \end{array}$ |  |  | 1.0 | mVrms | 4 |
| Logic Inputs (C3-C1, E1, AS, and B2EN) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$, Input High voltage | C3-C1, E1, AS, B2EN TESTIN, $\mathrm{I}_{\mathrm{IH}}=300 \mu \mathrm{~A}$ | $\begin{aligned} & \hline 2.0 \\ & 4.5 \end{aligned}$ |  |  | V |  |
| $\mathrm{V}_{\mathrm{IL}}$, Input Low voltage |  |  |  | 0.8 |  |  |
| $\mathrm{I}_{\mathrm{IH}}$, Input High current | C3-C1, AS, B2EN | -75 |  | 40 |  |  |
| Input High current | Input E1 | -75 |  | 45 | $\mu \mathrm{A}$ |  |
| IIL, Input Low current | $\begin{aligned} & \text { C1, C2, C3, E1, AS } \\ & \text { B2EN } \end{aligned}$ | $\begin{aligned} & -400 \\ & -600 \end{aligned}$ |  |  |  |  |
| Logic Output ( $\overline{\mathrm{DET}}$ ) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, Output Low voltage | $\mathrm{l}_{\text {OUT }}=0.8 \mathrm{~mA}, 15 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {CC }}$ |  |  | 0.40 | V |  |
| $\mathrm{V}_{\mathrm{OH}}$, Output High voltage | $\mathrm{I}_{\text {OUT }}=-0.1 \mathrm{~mA}, 15 \mathrm{k} \Omega$ to $\mathrm{V}_{\text {CC }}$ | 2.4 |  |  | V |  |
| Ring-Trip Detector Input (DA, DB) |  |  |  |  |  |  |
| Bias current |  | -500 | -50 |  | nA |  |
| Offset voltage | Source resistance $=2 \mathrm{M} \Omega$ | -50 | 0 | +50 | mV | 6 |
| Ground-Key Detector Thresholds |  |  |  |  |  |  |
| Ground-key resistive threshold | B to GND | 2 | 5 | 10 | $\mathrm{k} \Omega$ |  |
| Ground-key current threshold | B to GND |  | 9 |  | mA |  |
| Loop Detector |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{T}}$, Loop-detect threshold | $\mathrm{R}_{\mathrm{D}}=35.4 \mathrm{k} \Omega, \mathrm{I}_{\mathrm{T}}=375 / \mathrm{R}_{\mathrm{D}}$ | 9.6 | 10.6 | 11.6 | mA |  |
| Relay Driver Output (RINGOUT/TESTOUT) |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$, On voltage, (RINGOUT) | $\mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}$ |  | +0.25 | +0.4 | V |  |
| $\mathrm{V}_{\text {OL }}$, On voltage, (TESTOUT) | $\mathrm{I}_{\mathrm{OL}}=30 \mathrm{~mA}, \mathrm{~V}_{\text {TESTINmin }}=4.0 \mathrm{~V}$ |  | +0.6 | +1.0 |  |  |
| $\mathrm{I}_{\mathrm{OH}}$, Off leakage | $\mathrm{V}_{\mathrm{OH}}=+5 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |  |
| Zener breakover | $\mathrm{I}_{\mathrm{z}}=100 \mu \mathrm{~A}$ | 6 | 7.2 | V | V |  |
| Zener On voltage | $\mathrm{I}=30 \mathrm{~mA}$ |  | 10 |  |  |  |

## RELAY DRIVER SCHEMATICS



## SWITCHING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Temperature Ranges | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tgkde | E1 Low to $\overline{\text { DET }}$ High (E0 = 1) <br> E1 Low to $\overline{\mathrm{DET}}$ Low $(\mathrm{E} 0=1)$ | Ground-Key Detect state $\mathrm{R}_{\mathrm{L}}$ open, $\mathrm{R}_{\mathrm{G}}$ connected (See Figure H) | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & \hline 3.8 \\ & 4.0 \\ & 1.1 \\ & 1.6 \end{aligned}$ |  | 4 |
| tshde | E1 High to $\overline{\text { DET }}$ Low (E0 = 1) <br> E1 High to $\overline{\text { DET }}$ High (E0 = 1) | Switchhook Detect state | $\begin{aligned} & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ & \\ & 0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \end{aligned}$ |  |  | $\begin{aligned} & \hline 1.2 \\ & 1.7 \\ & \\ & 3.8 \\ & 4.0 \end{aligned}$ | $\mu \mathrm{s}$ | 4 |

## SWITCHING WAVEFORMS

E1 to $\overline{\text { DET }}$


## Notes:

1. Unless otherwise noted, test conditions are BAT1 $=-52 \mathrm{~V}, B A T 2=-24 \mathrm{~V}, V_{C C}=+5 \mathrm{~V}, V_{E E}=-5 \mathrm{~V}, R_{L}=600 \Omega$, $R_{D C 1}=R_{D C 2}=10 \mathrm{k} \Omega, R_{D}=35.4 \mathrm{k} \Omega$, no fuse resistors, $C_{H P}=0.33 \mu \mathrm{~F}, C_{D C}=0.33 \mu \mathrm{~F}, C_{C A S}=0.33 \mu \mathrm{~F}, D_{1}=1 \mathrm{~N} 400 \mathrm{x}$, two-wire AC input impedance is a $600 \Omega$ resistance synthesized by the programming network shown below.

2. a. Overload level is defined when $T H D=1 \%$.
b. Overload level is defined when THD $=1.5 \%$
3. Balance return signal is the signal generated at $V_{T X}$ by $V_{R X}$. This specification assumes the two-wire $A C$ load impedance matches the programmed impedance.
4. Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
5. This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
6. Tested with $0 \Omega$ source impedance. $2 M \Omega$ is specified for system design only.
7. Group delay can be greatly reduced by using a $Z_{T}$ network such as that shown in Note 1 above. The network reduces the group delay to less than $2 \mu \mathrm{~s}$. The effect of group delay on the linecard performance may also be compensated for by synthesizing complex impedance with the QSLAC ${ }^{\text {TM }}$ or DSLAC ${ }^{\text {TM }}$ device.

Table 1. SLIC Decoding

| State | C3 | C2 | C1 | 2-Wire Status | ( $\overline{\mathrm{DET}}$ ) Output |  | Battery Selection |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | E1 = 1 | E1 = 0 |  |
| 0 | 0 | 0 | 0 | Open Circuit | Ring trip | Ring trip |  |
| 1 | 0 | 0 | 1 | Ringing | Ring trip | Ring trip | B2EN |
| 2 | 0 | 1 | 0 | Active | Loop detector | Ground key | B2E |
| 3 | 0 | 1 | 1 | On-hook TX (OHT) | Loop detector | Ground key |  |
| 4 | 1 | 0 | 0 | Tip Open | Loop detector | Ground key | B2EN $=1$ ** |
| 5 | 1 | 0 | 1 | Standby | Loop detector | Ground key | $\mathrm{V}_{\mathrm{BAT} 1}$ |
| 6 * | 1 | 1 | 0 | Active Polarity Reversal | Loop detector | Ground key | B2FN |
| 7* | 1 | 1 | 1 | OHT Polarity Reversal | Loop detector | Ground key | B2EN |

## Notes:

* Only -1 performance grade devices support polarity reversal.
** For correct ground-start operation using Tip Open, $V_{B A T 1}$ on-hook battery must be used.

Table 2. Battery Switching Decoding

| AS | B2EN | Operation Status |
| :---: | :---: | :--- |
| 0 | 0 | Battery independent anti-sat, off-hook battery |
| 1 | 0 | Battery dependent anti-sat, off-hook battery |
| 1 | 1 | Battery dependent anti-sat, on-hook battery |

Note:
BSW and $V_{\text {BAT2 }}$ are connected together externally.
Table 3. User-Programmable Components

| $\mathrm{Z}_{\mathrm{T}}=200\left(\mathrm{Z}_{2 \mathrm{WIN}}-2 \mathrm{R}_{\mathrm{F}}\right)$ | $Z_{T}$ is connected between the VTX and RSN pins. The fuse resistors are $R_{F}$ and $Z_{2 \text { WIN }}$ is the desired 2-wire $A C$ input impedance. When computing $Z_{T}$, the internal current amplifier pole and any external stray capacitance between VTX and RSN must be taken into account. |
| :---: | :---: |
| $\mathrm{Z}_{\mathrm{RX}}=\frac{\mathrm{Z}_{\mathrm{L}}}{\mathrm{G}_{42 \mathrm{~L}}} \bullet \frac{200 \bullet \mathrm{Z}_{\mathrm{T}}}{\mathrm{Z}_{\mathrm{T}}+200\left(\mathrm{Z}_{\mathrm{L}}+2 \mathrm{R}_{\mathrm{F}}\right)}$ | $Z_{R X}$ is connected from $V_{R X}$ to $R_{S N} . Z_{T}$ is defined above, and $G_{42 L}$ is the desired receive gain. |
| $\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}=\frac{500}{\mathrm{I}_{\mathrm{LOOP}}}$ $\mathrm{C}_{\mathrm{DC}}=1.5 \mathrm{~ms} \cdot \frac{\mathrm{R}_{\mathrm{DC} 1}+\mathrm{R}_{\mathrm{DC} 2}}{\mathrm{R}_{\mathrm{DC} 1} \cdot \mathrm{R}_{\mathrm{DC} 2}}$ | $R_{D C 1}, R_{D C 2}$, and $C_{D C}$ form the network connected to the RDC pin. $R_{D C 1}$ and $R_{D C 2}$ are approximately equal. $I_{\text {LOOP }}$ is the desired loop current in the constant-current region. |
| $\mathrm{R}_{\mathrm{D}}=\frac{375}{\mathrm{I}_{\mathrm{T}}}, \quad \mathrm{CD}=\frac{0.5 \mathrm{~ms}}{\mathrm{R}_{\mathrm{D}}}$ | $R_{D}$ and $C_{D}$ form the network connected from RD to -5 V and $I_{T}$ is the threshold current between on-hook and off-hook. |
| $\mathrm{C}_{\mathrm{CAS}}=\frac{1}{3.4 \bullet 10^{5} \pi \mathrm{f}_{\mathrm{c}}}$ | $\mathrm{C}_{\text {CAS }}$ is the regulator filter capacitor and $\mathrm{f}_{\mathrm{C}}$ is the desired filter cut-off frequency. |

## DC FEED CHARACTERISTICS


$\mathrm{R}_{\mathrm{DC}}=20 \mathrm{k} \Omega$

## Notes:

1. Constant-current region:

$$
\mathrm{I}_{\mathrm{L}}=\frac{500}{\mathrm{R}_{\mathrm{DC}}}
$$

2. Anti-sat turn-on point:

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{AB}}=12.5 \mathrm{~V}, \text { Low-Battery Anti-sat } \\
& \mathrm{V}_{\mathrm{AB}}=1.01\left|\mathrm{~V}_{\mathrm{BAT}}\right|-7.51-\frac{500}{60} \text {, High-Battery Anti-sat, }\left|\mathrm{V}_{\mathrm{BAT}}\right|<50.1 \mathrm{~V} \\
& \mathrm{~V}_{\mathrm{AB}}=0.338\left|\mathrm{~V}_{\mathrm{BAT}}\right|+26.0-\frac{500}{60} \text {, High-Battery Anti-sat, }\left|\mathrm{V}_{\mathrm{BAT}}\right|>50.1 \mathrm{~V}
\end{aligned}
$$

3. Open Circuit voltage:
$\mathrm{V}_{\mathrm{AB}}=16.7 \mathrm{~V}$, Low-Battery Anti-sat

$$
\mathrm{V}_{\mathrm{AB}}=1.01\left|\mathrm{~V}_{\mathrm{BAT}}\right|-7.51 \text {, High-Battery Anti-sat, }\left|\mathrm{V}_{\mathrm{BAT}}\right|<50.1 \mathrm{~V}
$$

$$
\mathrm{V}_{\mathrm{AB}}=0.338\left|\mathrm{~V}_{\mathrm{BAT}}\right|+26.0, \text { High-Battery Anti-sat, }\left|\mathrm{V}_{\mathrm{BAT}}\right|>50.1 \mathrm{~V}
$$

4. Anti-sat region, Low battery state: $\mathrm{V}_{\mathrm{AB}}=16.7-\mathrm{I}_{\mathrm{L}} \frac{\mathrm{R}_{\mathrm{DC}}}{120}$
5. Anti-sat region, High battery state: $\quad \mathrm{V}_{\mathrm{AB}}=1.01\left|\mathrm{~V}_{\mathrm{BAT}}\right|-7.51-\mathrm{I}_{\mathrm{L}} \frac{\mathrm{R}_{\mathrm{DC}}}{60},\left|\mathrm{~V}_{\mathrm{BAT}}\right|<50.1 \mathrm{~V}$

$$
\mathrm{V}_{\mathrm{AB}}=0.338\left|\mathrm{~V}_{\mathrm{BAT}}\right|+26.0-\mathrm{I}_{\mathrm{L}} \frac{\mathrm{R}_{\mathrm{DC}}}{60},\left|\mathrm{~V}_{\mathrm{BAT}}\right|>50.1 \mathrm{~V}
$$

6. Loop resistance at transition between High and Low battery states.
7. DC feed characteristic through High/Low battery transitions, High/Low battery states controlled by on/off-hook states.
a. $\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\left(\mathrm{V}_{\mathrm{AB}}\right)$ Voltage vs. Loop Current (Typical)

b. Loop Current vs. Load Resistance (Typical)


Feed current programmed by $R_{D C 1}$ and $R_{D C 2}$
c. Feed Programming

Figure 1. DC Feed Characteristics

## TEST CIRCUITS


A. Two- to Four-Wire Insertion Loss
B. Four- to Two-Wire Insertion Loss and Balance Return Signal

$Z_{D}$ is the desired impedance (e.g., the characteristic impedance of the line).
$R_{L}=-20 \log \left(2 V_{M} / V_{S}\right)$
C. Longitudinal Balance
D. Two-Wire Return Loss Test Circuit

## TEST CIRCUITS (continued)


E. Loop-Detector Switching

F. Ground-Key Switching

G. RFI Test Circuit

## TEST CIRCUITS (continued)


H. Am7949 Test Circuit

## REVISION SUMMARY

## Revision A to Revision B

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- Electrical Characteristics—Under Longitudinal Performance, the specifications for Longitudinal to Metallic moved from the Typ column to the Min column.
- Electrical Characteristics—Under Line Characteristics (the last row) in the Test Conditions column, $\mathrm{V}_{\mathrm{BAT} 1}=50 \mathrm{~V}$ changed to $\mathrm{V}_{\mathrm{BAT} 1}=51.6 \mathrm{~V}$.
- SLIC Decoding Table—Added B2EN reference to the Battery Selection column and its corresponding note to the notes section.
- DC Feed Characteristics—Added new equations and revised existing ones.


## Revision B to Revision C

- Minor changes were made to the data sheet style and format to conform to AMD standards.
- In Pin Description table, inserted/changed TP pin description to: "Thermal pin. Connection for heat dissipation. Internally connected to substrate (VBAT). Leave as open circuit or connected to VBAT. In both cases, the TP pins can connect to an area of copper on the board to enhance heat dissipation."


## Trademarks

Copyright © 1998 Advanced Micro Devices, All rights reserved.
AMD, the AMD logo and combinations thereof are trademarks of Advanced Micro Devices, Inc.
DSLAC and QSLAC are trademarks of Advanced Micro Devices, Inc.
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

